
FIG. 1






FIG.4 PRIOR ART





FIG.5Dual conversion receiver

(و ز



IF2<RFINPUT<IF1

710

718

714

712


OSCILLATOR
DRIVER
CIRCUIT

716


710


Tolor
Tol


*FIG.* 7



.:.}







 $\frac{\sqrt{m^2}}{\sqrt{m^2}} \sum_{i,j}$ 






FIG. 14





. . . .




FIG. 17

-31

 $\mathcal{L}^{\prime} = \gamma$ 




FIG. 18






FIG. 19

· .)





PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS

FIG.21

44MHz IF

TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:

NOTE • LO-2 REF=100KHz SO DIVIDE RANGE=9216 TO 9280

860	2060		1200	924.8	275.2	231	44.0
854	2050		1196	921.6	274.4	230	44.0
=	=		=	=	=	=	=
128	1330		1202	926.4	275.6	232	44.0
122	1320		1198	923.2	274.8	231	44.0
116	1320		1204	928.0	276.0	232	44.0
110	1310		1200	924.8	275.2 276.0 274.8 275.6	231	44.0
104	1300		1196	921.6	274.4	230	44.0
86	1300		1202	926.4	275.6	232	44.0
92	1290		1198	923.2	274.8	231	44.0
98	1290		1204	928.0	276.0	232	44.0
88	1280		1200	924.8	275.2	231	44.0
74	1270		1196	921.6	274.4	230	44.0
89	1270		1202	926.4	275.6	232	44.0
62	1260		1198	923.2	274.8	230.8	44.0
56	1260		1204	928.0	276	232 230.8	44.0
29	1250		1200	924.8	275.2	231.2	44.0
Frf (MHz)	10-1 (MH2)	\ \	IF-1 (MH2)	LO-2 (MHz) 924.8	IF-2 (MHz)	LO-3 (MHz) 231.2	IF-3 (MHz)

PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS

FIG.22

36MHz IF

TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:

NOTE • LO-2 REF=100KHz SO DIVIDE RANGE=9280 TO 9340

860	2060	1200	1.2	80.	2.8	36.0
			931.2	268.8	232.8	1
852	2050	1198	929.60	268.4	232.4	36.0
=	=	=  .	=	=	=	=
154	1350	1196	928.0	268.0	234 232.0	36.0
146	1350	1204	934	269.6	234	36.0
138	1340	1202	933	269.2	233	36.0
130	1330	1200	931	268.8	233	36.0
122	1320	1198	930	268.4	232	36.0
114	1310	1196	928.0	268.0	232	36.0
106	1310	1204	934	269.6	234	36.0
86	1300	1202	933	269.2	233	36.0
06	1290	1200	931	268.8	233	36.0
82	1280	1198	930	268.4	232	36.0
74	1270	1196	928.0	268.0 268.4	232	36.0
99	1270	1204	934.4		233.6	36.0
28	1260	1202	932.8	269.2	233.2	36.0
20	1250	1200	931.2	268.8 269.2 269.6	232.8	36.0
/H2)	-0-1 (MHz)	F-1 (MH2)	LO-2 (MHz) 931.2	IF-2 (MHz)	LO-3 (MHz) 232.8 233.2	IF-3 (MHz)
Frf (MHz)	1-0-1	F-1	7-07	IF-2	10-3	IF-3

FIG.23







FIG.24 $\alpha$ 



·...)





(;;



 $(\cdot,\cdot)$ 


FIG.26






...)


 $FIG.28\alpha$ 



: =



....)



*(,)* 

FIG.28f




FIG.28g





FIG.28h






FIG.28j




FIG.28k




FIG.29




FIG.30




FIG. 31A




FIG. 31B

· . . · )




FIG. 31C




FIG. 31D






FIG. 31E





: [3

FIG. 31G 3125 3123 3133-3131~ I<sub>d3</sub>  $^{\mathrm{I}}$ d4 -3121 3119~ 3129 I<sub>d2</sub>~  $^{
m I}$ d1 M4 🗔 F M2 \_ M3 I<sub>ss</sub>/n **3127** Iss







FIG. 31I










...5

...)


FIG. 31L







. :5. )








FIG.35





. )






FIG.38

PGA SETTINGS





 $\cdot (\cdot)$ 




FIG. 41




FIG. 42







FIG.43
CLAMPING CONTROL RANGE.







 $\lambda_{i,j}$ 

FIG. 45A








FIG. 45B





. . .










FIG. 45G

.;)








FIG. 45J





FIG. 45K








FIG. 47A










FIG. 47D

REPRESENTATIVE K<sub>VCO</sub> CURVES


NGE


VALID LOCK BANGE







:()











· · · · · ·

. )





. . . 4

. **»**.




 $(\cdot)$ 






<u>(</u>

RF OUT VIDEO OUTPUT 5706 |MODULATOR | SIGNAL SWITCH UNIT TAPE RECORDING UNIT -5708 ⋖ 5710-FIG.57VCR BLOCK DIAGRAM A O O S O AUDIO SIGNAL VIDEO SIGNAL **PROCESSOR PROCESSOR** CONTROLLER RECORDING SYNC OR ACC DETECTOR VIDEO TAPE UNIT ON-SCREEN DISPLAY PROCESSOR VIF AND SIF AMPLIFIERS AND DETECTORS 5708-IR RECEIVER KEYBOARD EEPROM LOCAL -5702 CONTROL MICROPROCESSOR CONTROL ASSEMBLY BAND TUNER TIMER ROM RAM CPU -5704



ः <u>२</u> इ.स

FIG.59






FIG. 61




FIG. 62




FIG. 63




FIG. 64

FIG. 65




FIG. 66




FIG. 67








FIG. 68








 $\mathbb{P}_{j}$ 
















FIG. 76








FIG. 78c

